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ABSTRACT
This paper describes an integrated framework for plug-and-play
SOC test automation. This framework is based on a new approach
for wrapper/TAM co-optimization based on rectangle packing. We
ﬁrst tailor TAM widths to each core’s test data needs. We then
use rectangle packing to develop an integrated scheduling algo-
rithm that incorporates precedence and power constraints in the
test schedule, while allowing the SOC integrator to designate a
group of tests as preemptable. Finally, we study the relationship
between TAM width and tester data volume to identify an effec-
tive TAM width for the SOC. We present experimental results for
non-preemptive, preemptive, and power-constrained test schedul-
ing, as well as for effective TAM width identiﬁcation for an aca-
demic benchmark SOC and three industrial SOCs.
1. INTRODUCTION
Test automation is widely recognized as an important part of the
overall system-on-chip (SOC) design and integration cycle. In or-
der to reduce design cycle time and provide greater functionality, a
large number of intellectual property (IP) cores are stitched into an
SOC. To facilitate plug-and-play test, an embedded core must be
isolated from surrounding logic, and test access must be provided
from the I/O pins of the SOC. Test wrappers are used to isolate
the core for modular test application, while test access mechanisms
(TAMs) transport test patterns and test responses between SOCs
pins and core I/Os [18]. In addition, core tests must be scheduled
such that precedence and power constraints are met and conﬂicts in
the TAM are avoided.
To reduce cost and ensure quality, testing must make effective
use of SOC test resources [6]. The rapidly increasing size of SOCs
has spurred an enormous growth in test resource usage, leading to
complex test hardware, long test application times, and large test
data sets. An integrated framework for SOC test automation that
increases the utilization of test resources is therefore necessary to
increase production capacities and reduce test cost. This paper de-
scribes the design of such a framework that integrates the following
three design processes into the test automation ﬂow.
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1. Wrapper/TAMco-optimization. Testwrapper design and TAM
optimization are of critical importance during system integration
since they directlyimpact hardware overhead, testing timeand tester
data volume on the tester. The new approach for TAM optimization
is based on a generalized version of rectangle packing [8, 14].
2. Constraint-driven preemptive test scheduling. The objective
of the proposed scheduling algorithm is to minimize testing time,
while addressing the following issues: (a) resource conﬂicts be-
tween cores arising from the use of shared TAMs and on-chip BIST
engines, (b) precedence constraints among tests, and (c) power dis-
sipation constraints. Testing time is decreased further through the
selective use of test preemption.
3. Tester data volume reduction. The third component is used
to identify an SOC TAM width that reduces testing time as well as
tester data volume. Test data for large SOCs now require several
Gigabits of tester memory, which is a signiﬁcant contributor to test
cost [3, 6]. The impact of TAM design and test schedules on tester
memory requirement has not been directly studied before. We show
here that TAM widths that minimize testing time do not always lead
to minimum tester data volume. We investigate the correlation of
TAM width to the tester data volume, and determine TAM widths
that minimizea cost function involving both thetesting timeand the
amount of tester data. This allows the system integrator to trade-off
testing time with data volume.
2. PRIOR WORK
Most prior research in test access for SOCs has either studied
wrapper design and TAM optimization as independent problems,
or not addressed the issue of sizing TAMs to minimize SOC testing
time [1, 4, 18]. Alternative approaches that combine TAM design
with test scheduling [9, 16, 19] do not address the problem of wrap-
per design and its relationship to TAM optimization.
The ﬁrst integrated wrapper/TAM co-optimization methodolo-
gies were proposed in [12, 13]. A drawback of [12] is that the
problem of wrapper/TAM co-optimization as formulated is intrin-
sically intractable; the compute time for the exact method of [12]
increases exponentially with the number of TAMs. Efﬁcient heuris-
tics to reduce CPU time for wrapper/TAM design were presented
in [13]. However, the approaches in [12, 13] are limited to test
access architectures based on “ﬁxed-width” TAMs. In ﬁxed-width
TAMs, the total TAM width is explicitly partitioned among a ﬁnite
number of TAMs, and each core is assigned to exactly one TAM.
Such architectures are inﬂexible and they generally lead to inefﬁ-
cient usage of TAM wires [14]
Several techniques for test scheduling of SOCs have been pro-
posed [5, 7, 11, 15, 16, 18]. Methods to incorporate precedence
and power constraints in a preemptive test schedule were presentedin [11]. These methods assume that a pre-designed TAM for the
SOC is provided. We address the design of an integrated frame-
work for SOC test automation where TAM optimization and test
scheduling are performed in conjunction. An integrated TAM de-
sign and test scheduling method based on ﬂexible-width TAMs was
presented in [14]. However, precedence and power constraints in
the test schedule and test preemption were not considered.
Testerdata volume reduction methods areeither based on built-in
self test (BIST) [2] or test data compression [6]. While both meth-
ods have been shown to be useful for test data volume reduction,
there has not been a concerted effort to examine their use coupled
with TAM design and test scheduling in the form of an integrated
framework for test automation.
In this paper, we present a novel approach to integrated wrap-
per/TAM co-optimization and test scheduling based on a general-
ized version of rectangle packing [8]. A rectangle representation of
core tests, similar to the one presented in [9], is used in our co-
optimization and scheduling framework. We partition the TAM
width among the set of of cores being tested during each inter-
val of time. This partition is varied with time to match the TAM
width to each core’s test data needs. TAMs can fork and merge
between cores to improve TAM wire utilization. Precedence con-
straints among tests can be embedded into the schedule by the sys-
tem integrator, and the maximum power constraint that must not
be exceeded during test can be easily incorporated. Moreover, the
system integrator can identify certain tests as preemptable, as well
as specify limits on the number of preemptions allowed for each
test. Finally, the relationship between TAM width and tester data
volume is investigated to identify an effective choice of total TAM
width for the SOC.
3. TAMDESIGNANDTEST SCHEDULING
The general integrated wrapper/TAM co-optimization and test
scheduling problem that we address in this paper is as follows. We
are given the total SOC TAM width
￿
, and the test set parameters
for each core, i.e., the number of primary I/Os, test patterns, scan
chains, and the scan chain lengths. Unlike in [1], we assume that
the lengths of scan chains are ﬁxed. The goal is to determine the
TAM width and a wrapper design for each core, and a test schedule
that minimizes the testing time for the SOC such that the following
constraints are satisﬁed.
1. The total number of TAM wires utilized at any moment does not
exceed
￿
;
2. Precedence and concurrency constraints are met;
3. The maximum power dissipation value is not exceeded;
4. Selective preemption of tests is allowed.
Additionally, we would like to determine a value of
￿
for the SOC
to trade-off testing time with tester data volume.
We formulate this problem as a progression of three problems of
increasing complexity that lead up to the general problem. These
three problems are as follows:
Problem 1. Wrapper/TAM co-optimization and test scheduling.
Problem2. Wrapper/TAM co-optimization and testscheduling with
selective preemption, and precedence and power constraints.
Problem 3. Wrapper/TAM co-optimization, test scheduling with
selective preemption, and precedence and power constraints, and
identiﬁcation of a TAM width to trade-off testing time with tester
data volume.
In this section, we address Problem 1, and show how wrap-
per/TAM co-optimization can be integrated with test scheduling.
In Section 4, we show how this problem is generalized to include
precedence, preemption and power-constraints–Problem 2. Finally,
in Section 5, we study Problem 3, i.e., we identify TAM widths that
Figure 1: Relationship between testing time and TAM width for Core 6 in
Philips SOC p93791.
provide a trade-off between test time and tester data volume.
Problem 1: Given
￿
and the test set parameters for each core,
determine the TAM width and a wrapper design for each core, and
a test schedule for the SOC that minimizes the total testing time,
such that the total number of TAM wires utilized at any moment
does not exceed
￿
.
￿
We solved the problem of wrapper design for cores in [12] using the
Design wrapper algorithm based on the Best Fit Decreasing (BFD)
heuristic. In order to solve the problem of assigning TAM width to
cores and scheduling tests, we represent core tests by rectangles.
The Design wrapper algorithm is used to construct a set of rectan-
gles representing the different testing times for each value of TAM
width for a core, such that the height of the rectangle corresponds
to the TAM width and the width of the rectangle represents the core
test application time. The use of rectangles for core test represen-
tation during test scheduling has previously been studied in [7, 9,
10, 16]. A bin packing approach based on rectangle representation
was used in [10] for test scheduling.
Foragiven core, thetesting timedecreases only atPareto-optimal
points when the TAM width exceeds core-speciﬁc thresholds [12].
Pareto-optimal points are formally deﬁned in [14]. For example,
in Figure 1, a TAM width of 46 results in a testing time of 115850
cycles, while all TAM widths from 47 up to 64 result in the same
testing time of 114317 cycles. Hence 47 is a Pareto-optimal TAM
width, and rectangles of height between 48 and 64 can be ignored.
The TAM width assigned to cores is thus always the minimal value
required to achieve a speciﬁc testing time. The extra TAM wires
can be used for other cores in the SOC, thereby yielding a more
efﬁcient TAM design.
Wenow formulate Problem 1 as a generalized version of the rect-
angle packing problem [8]. Consider an SOC having
￿ cores, and
let R
￿ be the set of rectangles for core
￿ ,
￿
￿
￿
￿
￿
￿
￿
￿
￿ . Prob-
lem
￿
￿
￿
￿
￿
￿
￿
￿
￿ (generalized rectangle packing) is stated as follows.
￿
￿
￿
￿
￿
￿
￿ : Select one rectangle
￿
￿
￿
￿
￿
￿ R
￿ from each set R
￿ ,
￿
￿
￿
￿
￿
￿
￿
￿ , and pack the selected rectangles into a bin of ﬁxed height
and unbounded width, such that no two rectangles overlap, and the
width to which the bin is ﬁlled is minimized. Furthermore, dur-
ing packing, each rectangle selected is allowed to be split vertically
into several non-adjacent pieces, each having the same co-ordinates
on the horizontal axis.
￿
In Problem
￿
￿
￿
￿
￿
￿
￿ , during packing, the rectangle selected for a
core can be vertically split into several non-adjacent rectangles hav-
ing the same width. This is because it is possible to assign a group
of non-contiguous TAM wires to a single core, using fork-and-
merge of TAM wires.time
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Figure 2: Example test schedule using rectangle packing.
Problem
￿
￿
￿
￿
￿
￿
￿
￿
￿ relates to Problem 1 as follows; see Figure 2.
The height of the rectangle for each core corresponds to the TAM
width assigned to the core, while the rectangle width corresponds to
the testing time. The height of the bin corresponds to the total SOC
TAM width, and the width to the which the bin is ﬁlled corresponds
to the SOC testing time. The unﬁlled area of the bin corresponds to
the idle time on TAM wires during test. Furthermore, the distance
between the left edge of each rectangle and the left edge of the bin
corresponds to the beginning time of each core test. Thus a one-to-
one correspondence exists between the packed bin and the ﬁnal test
schedule.
Problem
￿
￿
￿
￿
￿
￿
￿ can beshown tobe
￿
￿
￿ -hard by arestrictionar-
gument. A special case of
￿
￿
￿
￿
￿
￿
￿
￿ in which the cardinality of each
set R
￿ ,
￿
￿
￿
￿
￿
￿ equals one directly corresponds to the rectan-
gle packing problem in [8]. Since the rectangle packing problem
was shown to be
￿
￿ -hard in [8] (by restriction to Bin Packing),
￿
￿
￿
￿
￿
￿ is also
￿
￿ -hard.
4. CONSTRAINED TEST SCHEDULING
In this section, we ﬁrst detail Problem 2 (integrated TAM design
and constraint-driven test scheduling), and then formulate Problem
￿
￿
￿
￿
￿
￿
￿ , a generalized version of
￿
￿
￿
￿
￿
￿
￿ that is equivalent to Prob-
lem 2.
Problem 2: Solve Problem 1, such that:
1. Precedence and concurrency constraints are met;
2. The maximum power dissipation value
￿
￿
￿
￿
￿
￿
￿ is not exceeded;
3. Selective preemption of tests is allowed.
Precedence constraints reduce test cost and increase test efﬁciency.
For example, “abort at ﬁrst fail” strategies order tests such that ei-
ther the cores most likely to fail are tested ﬁrst, or tests that detect
more faults are applied ﬁrst [15]. Furthermore, memories are of-
ten tested and diagnosed earlier so that they can be used later for
system test. Concurrency constraints seek to avoid conﬂicts in the
test hardware. For example, a hierarchical parent core cannot be
tested at the same time as the child cores lying within it. This is
because the wrappers of the child cores must be in Extest mode
while the parent core is being tested in Intest mode. Finally, power
constraints must be incorporated in the schedule to ensure that the
power rating of the SOC is not exceeded during test.
Problem 2 can be expressed in terms of rectangle packing as fol-
lows. Consider an SOC having
￿ cores, and:
1. Let R
￿ be the set of rectangles for core
￿ ,
￿
￿
￿
￿
￿ ;
2. Let precedence constraints between tests be deﬁned, e.g.,
￿
￿
￿
￿
￿
(test
￿ must complete before test
￿ is begun);
3. Let concurrency constraints between tests be deﬁned, e.g.,
￿
￿
￿
￿
￿
￿
￿ (test
￿ must not be applied at the same time as test
￿ );
4. Let the test for Core
￿ have a power dissipation of
￿
￿ ;
5. Let each core be assigned a maximum number of allowed pre-
emptions.
￿
￿
￿
￿
￿
￿
￿ : Solve Problem
￿
￿
￿
￿
￿
￿
￿
￿ , while allowing each rectangle to
be horizontally split into several smaller, non-adjacent rectangles,
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Figure 3: Data structure for the test schedule.
each having the same height (the rectangles are split along the time
axis). The number of such partitions for a rectangle must not ex-
ceed the maximum number of preemptions allowed for the test.
For each precedence constraint
￿
>
￿
?
￿ , the rectangle for Core
￿ can
be packed only after all partitions of the rectangle for Core
￿ are
packed. Furthermore, the rectangle representing test
￿ must not
overlap (in time) the rectangle for test
￿ , if there is a speciﬁed con-
currency constraint
￿
@
￿
￿
￿
A
￿ . Finally, at any moment of time the
sum of the
￿
￿ values for the rectangles selected must not exceed
the maximum speciﬁed value
￿
￿
￿
B
￿
&
￿ .
￿
Problem
￿
￿
￿
￿
￿
￿
￿
￿
￿ is a generalized version of
￿
￿
￿
￿
￿
￿
￿
￿ , and can there-
fore be shown to also be
￿
￿ -hard by a restriction argument.
Next, we describe our solution to Problem
￿
￿
￿
￿
,
￿ . Our algo-
rithm ﬁrst identiﬁes a “preferred TAM width” (
C
￿
4
D
F
E
-
G
!
H
J
I
￿
L
K ) for each
Core
￿ such that the core’s testing time is within a small percentage
of its testing time at a maximum allowable TAM width
￿
￿
B
￿
￿
￿ . (In
this paper,
￿
￿
B
￿
￿
￿ is chosen to be 64.) A group of tests is then se-
lected to be scheduled, such that precedence and power constraints
are met, and BIST–scan test conﬂicts are not created. If the number
of available TAM wiresis insufﬁcient to add a new test to the group,
the resulting idle time is ﬁlled using several heuristics that seek to
insert tests to minimize the idle time. If idle time is inevitable, the
algorithm waits until the ﬁrst currently-running test completes, and
then repeats the scheduling process for the remaining tests. Tests
may be preempted and resumed again such that the number of pre-
emptions does not exceed a designer-speciﬁed value for each test.
Next, we explain the rationale behind the heuristic decision-making
in our algorithm, and show how these decisions minimize system
testing time.
Data structure. The data structure in which we store the TAM
width and testing time values for the cores of the SOC is presented
in Figure 3. This data structure is updated with the assigned TAM
width, begin and end times, and preemption count for each core as
the test schedule is developed.
Preferred TAM widths. The pseudocode for our TAM optimiza-
tion and test scheduling algorithm is presented in Figure 4. The
inputs to our algorithm are the set C of cores, total TAM width
￿
, set PC of precedence constraints, set CC of concurrency con-
straints, power constraint
￿
￿
B
￿
￿
￿ , and user-input parameters
M and
D
(explained later). In Procedure Initialize (Line 1), we calculate the
collection R of Pareto-optimal rectangles as described in Section 3,
and the preferred TAM width values for each core from the input
percent value
M . Recall that the core testing time varies with TAM
width
C as a staircase function that drops rapidly at ﬁrst for small
values of
C and less rapidly after that. For example, for Core 6 in
p93791 (Figure 1), at
C
O
N
￿
￿
P the testing time reaches within 10%
of its value at
C
Q
N
S
R
￿
T , and at
C
S
N
￿
￿
U , the testing time is within 5%
of its value at
C
V
N
W
R
￿
T . Hence, instead of attempting to assign the
highest Pareto-optimal width 47 to this core, a considerable savings
in system TAM width can be realized by assigning a pre-calculated
value, such that the testing time of the core reaches within a small
percent value
M of its testing time at
C
Q
N
￿
￿
B
￿
￿
￿ . The value of
M is
usually between 1 and 10.Procedure TAM schedule optimizer(C,
￿ , PC, CC,
￿
￿
￿
￿
￿
￿
￿
￿
￿
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￿
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￿
￿
￿
￿
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;
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’
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￿
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￿
￿
5
￿
)
￿
￿
￿
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￿
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￿
￿
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￿ , PC, CC,
￿
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$
￿
￿
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:
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17 Else Update(C);
18 Return Schedule;
Figure 4: Algorithm for solving
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Procedure Initialize(C,
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￿
￿
4
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1 Compute collection R of rectangles using Design wrapper;
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￿ C
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Figure 5: Preferred widths initialization subroutine.
Initializing subroutine. In subroutine Initialize (Figure 5), we ini-
tialize
C
￿
4
D
F
E
-
G
H
I
￿
L
K to the preferred TAM width
@
￿
H . (
@
￿
I
C
￿
K denotes
the testing time of Core
￿ , with a TAM width of
C .) In Lines 5
and 6 of Initialize, we allow
C
￿
￿
4
D
F
E
-
G
H
I
￿
’
K to be set to the highest
Pareto-optimal width
C
B
A if the difference between
C
￿
￿
D
F
E
’
G
H
I
￿
L
K and
C
B
A is less than the input difference value
D . This heuristic aids sig-
niﬁcantly in minimizing system testing time, when it is beneﬁcial
to assign a few (
￿
A
D ) extra TAM wires to a bottleneck core. For
example, when using
M
N
￿ for example SOC p34392 (presented
in Section 6), we noticed that Core 18 was assigned 9 bits, leading
to
@
￿
￿
C
I
￿
D
￿
K
N
S
R
#
￿
#
￿
￿
&
R
/
E cycles. The testing time for the SOC was also
found to be 622163 cycles, from which we noted that Core 18 is
a bottleneck core. Furthermore, Core 18’s highest Pareto-optimal
width is 10 bits, at which the testing time for Core 18 reaches its
minimum value of 544579 cycles. Hence, providing an extra TAM
wire to Core 18 reduced its testing time as well as the overall SOC
testing time to
@
￿
￿
C
I
￿
￿
P
￿
K
￿
N
U
￿
T
.
T
F
U
/
F
G
D cycles. Thus the minimum test-
ing time for SOC p34392 could be achieved using the heuristic in
Lines 5 and 6 of Initialize with
D
N
￿
￿ .
TAM width assignment and test scheduling. Line 2 of Figure 4
initializes the main rectangle packing loop. While executing the
main While loop (Line 3), if there are
C
H
￿
I
8
H
￿
￿
J TAM wires avail-
able for assignment, cores are assigned to the TAM using a three-
priority selection mechanism:
Priority 1: Line 5 searches for a core
￿ whose test has already been
preempted
K
L
H
￿
M
M
O
N
￿
P
G
P
￿
K
M
E
%
Q
￿
I
￿
L
K times, but has not completed. If
such a core is found it is scheduled using the Assign subroutine
(Figure 6). After Assign completes, control is returned to Line 4
of Figure 4, and the process of selecting a core begins again. Thus
only if no core is found by Priority 1, doesPriority 2 come into
play.
Priority 2: If a core is found, whose test has begun earlier, whose
assigned TAM width is less than
C
H
￿
I
8
H
￿
’
J , and whose remaining
Procedure Assign(
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￿
￿
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S are the longest wrapper scan-in and scan-out lengths [12]*/
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11 Return to Line 4 of TAM schedule optimizer;
Figure 6: The core assign algorithm.
Procedure Conﬂict(
￿ , PC, CC,
￿
￿
￿
￿
￿
￿ )
1 Let
￿ be the core to be scheduled;
2 For all precedence constraints
]
^
￿
￿
3 If
/
-
6
5
9
8
￿
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￿
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￿
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￿ , Return 1;
4 For all concurrency constraints
￿
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5 If
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! , Return 1;
6 Let
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7 For all cores
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8 If
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9 If
￿
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￿
￿
￿
￿
￿
￿
￿
￿
￿ , Return 1;
10 For all cores
]
‘
￿
￿
￿
11 If there is a BIST–scan test conﬂict between Cores
￿ and
] , Return 1;
12 Return 0;
Figure 7: Precedence, concurrency and power constraints.
testing time is largest among all such cores, then it is scheduled us-
ing Assign in Lines 7 to 10.
Priority 3: If a core is found, whose test has not begun earlier,
whose preferred TAM width is less than
C
H
￿
I
8
H
￿
￿
J , and whose re-
maining testing time is largest among all such cores, then it is
scheduled using Assign in Lines 11 to 12.
Priority 1 is motivated by the need to complete the test for cores
that cannot be preempted further, while Priorities 2 and 3 seek to
assign the preferred TAM width to each core.
Precedence, concurrency and power constraints. During selec-
tion of a core to be scheduled in Lines 7, 11, and 13 of Figure 4,
the Conﬂict subroutine (Figure7) isinvoked to ensure that (i)prece-
dence conﬂicts, (ii)concurrency conﬂicts, and (iii)power constraint
conﬂicts are avoided.
Rectangle insertion in idle time. If there is no core found in
Lines 5 to 12, rather than let the
C
H
￿
I
8
H
￿
￿
J TAM wires remain idle,
TAM schedule optimizer attempts to insert the rectangle for some
unscheduled core into the available time. In Line 13, we ﬁnd a
core that has not been scheduled and whose preferred TAM width
is within 3 bits of
C
H
￿
I
8
H
￿
￿
J . This core is then scheduled using As-
sign. The 3-bit limit was found to be the most useful after extensive
experimentation. This is because, in general, as long as the width
of the rectangle chosen is within 3 bits of the preferred width, the
gains to testing time reduction are greatest. However, if a value
other than 3 is found to be more useful for another group of SOCs,
this can be easily entered into our program by the system integrator
during test automation.
Increasing TAM widths to ﬁll idle time. If no rectangle is avail-
able to ﬁll in the idle time, then the heuristic in Lines 15 to 16 is
used to determine which of the cores currently scheduled to be-
gin at
d
f
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￿
N
G
N
￿
P
h
g
E
E
￿
￿
K
￿
P will beneﬁt the most, in terms of testing time
decrease, from an extra
C
H
￿
I
8
H
￿
’
J TAM wires. If such a core can
be found, then its currently-assigned
C
￿
￿
4
D
F
E
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G
I
￿
L
K is increased to the
highest Pareto-optimal width less than
C
￿
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E
-
G
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￿
L
K
￿
i
￿
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￿
I
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￿
￿
J .
Finally, if the heuristics in Lines 4 to 16 fail to ﬁnd a core to
assign, the value of
C
H
￿
I
8
H
￿
￿
J is set to 0 and the loop beginning
at Line 4 is repeated. When
C
H
￿
I
8
H
￿
￿
J is found to be 0 in Line 4,
the execution proceeds to Line 17, where the process of updating
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￿
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￿
g
E
E
￿
￿
K
￿
P and
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J is begun. This is presented in subrou-
tine Update in Figure 8. Once
d
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￿
P
h
g
E
E
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￿
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L
P is incremented, the
widths assigned to packed rectangles (or parts of rectangles) are
ﬁxed and cannot be changed later on in the schedule. The resultingProcedure Update(C)
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Figure 8: Test schedule update algorithm.
test schedule is output in Line 18.
Test preemption. Tests can be selectively preempted each time
Update is executed. At each execution of Update, the value of
C
H
￿
I
8
H
￿
￿
J is reset to
￿
, and all the incomplete tests contend for the
available TAM width in Lines 4 to 16 of TAM schedule optimizer.
If the maximum limit on preemptions for a certain Core
￿ is reached
in Line 5, then Core
￿ is continuously scheduled until it completes.
On the other hand if the limit on preemptions is not reached, and
Core
￿ is preempted (Line 9), then
E
￿
￿
K
L
P
J
P
￿
E
I
￿
L
K is incremented by
￿
￿
￿
￿
￿
￿
￿
Q
￿
￿
￿
Q
￿
￿
￿
￿ in Line 5 of Assign. Here,
Q
￿ (
Q
￿
￿ ) is the length of the
longest wrapper scan in (out) chain [18]. This increment in testing
time is necessary because each time a preemption occurs, an extra
scan in or scan out must be performed.
5. TESTER DATA VOLUME REDUCTION
In this section, we present the third part of our SOC test automa-
tion framework – identiﬁcation of a value of
￿
that minimizes a
weighted cost function involving both the testing time and the tester
data volume.
We ﬁrst motivate the need for identifying such a TAM width.
The cost of testing SOCs is closely related to the testing time and
the volume of test data. While the time required to apply digital
patterns to the SOC is a relatively small fraction of the total test
time, the time required to transfer several Gigabytes of data from
a workstation to the tester memory is signiﬁcant if performed fre-
quently [3]. Techniques to ensure that the test data required per
pin is contained to a single tester buffer, are therefore vital. The
motivation for trading-off TAM width with testing time and data
volume lies in multisite testing, in which several ICs are tested in
parallel by a single tester. Reduced TAM widths that contain test
data per pin to buffer sizes will allow a larger number of ICs to be
tested concurrently, thereby decreasing testing time for the entire
production batch. Reducing TAM widths also leads to lower rout-
ing complexity. It is therefore important to develop techniques that
can identify a low number of TAM wires, and to trade-off testing
time and data volume.
We begin by plotting the variation of testing time
￿ with
￿
.
This is shown for Philips SOC p22810 in Figure 9(a). (Results for
the remaining example SOCs are shown in Table 2 in Section 6.)
Note the progressive decrease in
￿ at Pareto-optimal points. Next,
we plotthe variation oftesterdata volume
￿ with
￿
(Figure9(b)).
￿ varies as a non-monotonic function in
￿
, achieving local min-
ima at the Pareto-optimal
￿
values of the
￿ curve of Figure 9(a).
The global minima (marked in Figure 9(b)) is achieved at
￿
N
S
T
.
T .
However,
￿
N
S
T
#
T does not provide the lowest testing time for the
SOC.
￿ can be decreased by increasing
￿
from 44 to 48 (at which
point there is an increase in
￿ ). Therefore, by varying
￿
the sys-
tem integrator can trade-off testing time with tester data volume.
We incorporate thisfeature in our framework by deﬁning the nor-
malized cost function
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￿
(
￿
￿
￿
￿
￿ ) is the minimum value of
￿ (
￿ ), and
P
￿
￿
￿
￿
P is a
user-input parameter to control the trade-off. As
￿ is varied from
0 to 1, the shape of the
￿ -curve changes from the
￿ -curve to the
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Figure 9: Relationship between (a)
  and
￿ , and (b)
! and
￿ for SOC
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& for
SOC p22810.
￿ -curve. The
￿ -curve is “U” shaped in general having a single
minima, illustrated for
￿
N
S
P
*
)
U in Figure 9(c), and for
￿
N
S
P
+
)
F
.
U in
Figure 9(d). These values of
￿
that minimize
￿ for various values
of
￿ provide the system integrator with effective choices of TAM
width for tester data volume reduction. Note that the choice of
￿
will also be affected by the core type and testing method used, e.g.,
for a core tested only using BIST, the TAM may be very narrow to
transport only the BIST control signals. In this paper, we consider
only tests that use the TAM for transporting the entire test set.
6. EXPERIMENTAL RESULTS
In this section, we present experimental results for four example
SOCs: d695 (an academic SOC from Duke University), p22810,
p34392, and p93791 (industrial SOCs from Philips). These four
SOCs are part of the ITC 2002 SOC test benchmarks initiative [17].
The experimental results were obtained using a 333 Mhz Sun Ul-
tra 10 with 256 MB memory.
Table1 presents resultson integrated TAMdesign and testschedul-
ing. We considered all possible integer values of the parameters
M
and
D in the range
￿
￿
￿
A
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￿
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￿
&
P ,
P
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T , and tabulated the
best results. A lower bound on the testing time for an SOC can
be expressed as
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Lower bound values on the testing time for each SOC for sev-
eral values of
￿
are presented in Table 1. We compare the test-
ing times obtained using non-preemptive and preemptive schedul-
ing. For preemptive testing, the value of
K
L
H
￿
M
M
O
N
￿
P
G
P
￿
K
M
E
%
Q
￿
I
￿
L
K was
set to 2 for the larger cores. Preemptive scheduling obtains lower
or equal testing times in most cases. However, in a few cases,
non-preemptive schedules are shorter. This is because each pre-
emption adds
￿
￿
￿
￿
￿
￿
￿
Q
￿
￿
￿
Q
=
￿
%
￿ cycles to the length of a test, which
can increase the overall SOC testing time for SOCs having a large
number of short tests that are preempted several times. A care-
ful investigation of the effects of preemption and the use of the
K
L
H
￿
M
M
O
N
￿
P
h
P
￿
K
M
E
￿
Q
F
I
￿
L
K parameter considering test lengths is therefore
warranted. For p34392, we present testing time results only for
￿
￿
E
￿
￿ , since at
￿
N
E
￿
￿ , we achieve the minimum testing timeTable 1: Wrapper/TAM co-optimization and test scheduling.
Testing time (cycles)
Preemptive
Lower Non- Pre- + power-
SOC
￿ bound preemptive emptive constrained
16 41232 43410 43423 47574
d695 32 20616 22229 21757 29039
48 13744 15698 15499 28441
64 10308 11285 11354 20004
16 421473 466383 459951 527573
p22810 32 210737 243779 243978 277151
48 140491 164420 162554 213845
64 105369 140222 134732 176076
16 936882 1071043 1082065 1180187
p34392 24 624588 728986 702322 1075971
28 544579 617018 615126 1075242
32 544579 544579 544579 1075242
16 1749388 1860752 1860752 1966092
p93791 32 874694 929311 929311 1247221
48 583130 637717 643605 656214
64 437347 503661 492095 631840
Table 2: TAM widths for tester data volume reduction.
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In Table 1, we also present the testing timesobtained with power-
constraints. We assigned a hypothetical power value
￿
￿ to the test
for each Core
￿ based on the number of test data bits per test pat-
tern for Core
￿ . The value of
￿
￿
B
￿
￿
￿ was set to
￿
-
,
￿
.
￿
￿
￿
￿
￿ for test
scheduling. The increases in testing times for power-constrained
scheduling reﬂect this concurrency constraint. The CPU time of
our new algorithm is less than 5 seconds in all cases; this is sev-
eral orders of magnitude lower than the CPU times required by the
method in [12].
Next, Table 2 presents results on effective TAM widths for tester
data volume reduction. We present the minimum values of
￿ and
￿ obtained for the four SOCs, as well as the values of
￿
at which
they occur. We then present the values of
￿
￿
￿
￿
￿ and the resulting
effective TAM widths
￿
￿
obtained for several different values of
￿ . Finally, the corresponding values of
￿ and
￿ obtained for
these values of
￿
￿
￿
are shown. It is clear from Table 2 that the sys-
tem integrator can trade-off testing time with tester data volume by
varying
￿ between 0 and 1. Forexample, for SOCp22810, the min-
imum value of
￿ (14022 cycles) is achieved at
￿
N
Q
R
￿
E . However,
the minimum values of
￿ (7202214 bits) is actually achieved at
￿
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￿
￿
. By setting
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E , the system integrator obtains a TAM
width of 48 bits, at which
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bits.
7. CONCLUSION
We have presented new techniques based on rectangle packing
for wrapper/TAM co-optimization and test scheduling. TAMs have
been tailored to the test data needs of cores through the use of
Pareto-optimal widths. We have also presented several heuristics
that minimize the idle time on TAM wires, thereby leading to a fast
and efﬁcient algorithm for TAM width allocation and test schedul-
ing. The new rectangle packing algorithm is scalable for large in-
dustrial SOCs. Finally, the proposed approach allows the system
integrator to determine an SOC-level TAM width to trade off test-
ing time with tester data volume.
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